Enabled by silicon photonic technology, optical interconnection networks have the potential to be a key disruptive technology in computing and communication industries. The enduring pursuit of performance gains in computing, combined with stringent power constraints, has fostered the ever-growing computational parallelism associated with chip multiprocessors, memory systems, high-performance computing systems and data centers. Sustaining these parallelism growths introduces unique challenges for on-and off-chip communications, shifting the focus toward novel and fundamentally different communication approaches. Chip-scale photonic interconnection networks, enabled by high-performance silicon photonic devices, offer unprecedented bandwidth scalability with reduced power consumption. We demonstrate that the silicon photonic platforms have already produced all the high-performance photonic devices required to realize these types of networks. Through extensive empirical characterization in much of our work, we demonstrate such feasibility of waveguides, modulators, switches and photodetectors. We also demonstrate systems that simultaneously combine many functionalities to achieve more complex building blocks. We propose novel silicon photonic devices, subsystems, network topologies and architectures to enable unprecedented performance of these photonic interconnection networks. Furthermore, the advantages of photonic interconnection networks extend far beyond the chip, offering advanced communication environments for memory systems, high-performance computing systems, and data centers.
Introduction

Birth of the microprocessor
Federico Faggin revolutionized computing by helping to commercialize the metal-oxide-semiconductor self-aligned silicon-gate technology that first led to the Fairchild 3708 in 1968, an eight-bit analog multiplexor and the first commercial integrated circuit to use this technology, followed by the Intel 4004 in 1971, the first general-purpose commercial microprocessor. Before the Intel 4004 even made it to its first calculator, the trend in computing was already clear. The microprocessor, the size of a fingernail, delivered the same computing power as ENIAC (Electronic Numerical Integrator And Computer) in 1946, the first general-purpose electronic computer, which occupied a large room. The Intel 4004 already comprised 2300 transistors.
Through Moore's law, in which the perpetual increase in transistor miniaturization, count, density and speed at minimum cost has increased device complexity and functionality, the semiconductor industry has adopted an economic imperative for delivering computing performance. The fundamental trade-offs associated with scaling the clock frequency of the processor to increase performance and the resulting power dissipation have created practical limits on the clock frequency that are prohibitive to all systems without novel and exotic cooling techniques. Furthermore, technical challenges and economic restrictions associated with designing, developing and debugging processors with the evergrowing number of transistors have restricted performance gains. Lastly, it has become increasingly challenging to obtain performance gains through instruction level parallelism using superscalar architecture techniques.
New computing era of the chip multiprocessor
Addressing these challenges, the chip multiprocessor was introduced as a way of continuing to increase performance gains. A chip multiprocessor consists of several smaller processing cores instead of one large core that is used by traditional processors. These cores may be designed and replicated several times, with successive generational performance gains obtained by utilizing more of these cores within the chip multiprocessor.
The idea is that these performance gains would come from parallel code execution using multiple threads across the cores. Furthermore, more applications would benefit from this type of parallelism because of the low inter-processor communication latency.
As the number of cores in chip multiprocessors continues to scale, a new set of challenges begins to emerge to sustain this scalability. The first major challenge is how to interconnect these cores. The point-to-point connections once prevalent in these systems, providing dedicated wires for each signal, are no longer viable for communication in large-scale systems, since they occupy a prohibitive amount of the chip area and dominate the dynamic power dissipation. These challenges have shifted the focus toward communication-rather than computationbased solutions for performance gains.
Networks-on-chip
Networks-on-chip were introduced to reduce the wiring complexity, by designing regular topologies that can achieve predictable bandwidth, latency and power dissipation from communication between the cores. These networks-on-chip were analogous to modern telecommunications networks, having nodes interconnected by routers that direct packets of information from the source core to the destination core.
To maximize the available communication bandwidth in these networks-on-chip, interconnecting wires are typically connected in parallel, forming communication buses that can transmit at higher aggregate data rates. With increasing chip area and power dissipation constraints imposed by a growing number of cores, these communication buses are increasingly limited in how many wires they can feasibly sustain, reducing the speed of each wire, and severely limiting the total utilizable bandwidth on chip. With limited bandwidth, designing the networks-on-chip requires a stringent balance between the available resources, carefully provisioning communication access between the cores, on-chip cache memory, as well as off-chip memory interfaces.
There are several major communication impairments that emerge from the limitations imposed on the bandwidth resources, which are further compounded with each new generation of chip multiprocessors. First, on-chip bandwidth between the cores is limited, quickly saturating the network and forcing packets of information to linger in the output buffers while waiting for the network resources to become available. This impairment inhibits the performance of the chip multiprocessor by slowing down the execution time of the applications. Furthermore, this impairment asymmetrically affects less-parallel, latency-sensitive applications more than the highly parallel, throughout-sensitive applications.
Off-chip bandwidth between the cores and memory is limited, in what is commonly referred to as the processormemory performance gap, which grows exponentially with every new processor generation. This disparity between the processor and memory has resulted from the annual performance improvement rate of 60% for the processor, and access time reduction of less than 10% for the memory. The resulting interplay between off-chip bandwidth and access latency reduces the performance of the chip multiprocessor, asymmetrically affecting memory-intensive applications, and is the primary obstacle in achieving performance gains in computing systems.
Soon after processors became ubiquitous, many key industries pressed to move beyond the performance of a single processor. Since the off-chip bandwidth limitation constricts performance of the computing board, which interconnects several processors and memory elements, it also further imposes novel challenges to high-performance computing systems and data centers, which interconnect many of these computing boards to achieve much greater functionality.
High-performance computing systems are mostly utilized for calculation-intensive tasks such as quantum physics, weather forecasting, climate research, molecular modeling and physical simulations. These systems generally comprise many interconnected processors, with a very carefully designed memory hierarchy and interconnection network, which allows them to perform many tasks in parallel. These systems benefit mostly from high-bandwidth interconnection networks, with low latency being a secondary requirement. Several research groups have also stated that high-performance computing systems turn compute-bound problems into interconnectbound problems, noting that the interconnection networks in these systems are increasingly becoming the performance bottleneck.
Data centers also interconnect many processors in the form of servers, and utilize routers and switches to transport data packets between these servers. The interconnection network architecture typically consists of a tree of these routing and switching elements. Because every new generation of data centers interconnects a greater amount of servers, combined with more demanding performance requirements, more expensive and bulky equipment is utilized, veering toward the top of the network hierarchy. The mismatch between the bandwidth performance of the edge and core of the network results in bandwidth bottlenecks and strict limitations on the system performance. These bandwidth bottlenecks translate into increased latencies, which are detrimental in these systems.
Photonic interconnection networks
Photonic interconnection networks offer natural solutions to many of the challenges associated with scaling the performance of the computing system, from single-chip multiprocessors, to board-scale processor-memory systems, to full-scale highperformance computing systems and data centers. Photonic transmission systems offer bandwidth transparency that does not depend on signal frequencies. Photonic components do not consume power per bit or per distance, in contrast with traditional electrical systems. Furthermore, these systems extend the bandwidth-distance product of the transmission, allowing more data to be transmitted farther.
Photonic interconnection networks enable immense bandwidth scalability offered by wavelength-division multiplexing, where multiple wavelength-parallel optical data streams may be transmitted in a single optical wire. Furthermore, these networks may simultaneously leverage time-division multiplexing, where optical data streams are combined serially on the same wavelength channel to form higher aggregate bandwidths. Both of these methods increase bandwidth densities far beyond what is possible with conventional electrical transmission systems.
Silicon photonics
Silicon photonics offers many unique advantages that are not present in other photonic platforms. Sometimes referred to as Moore's second law, there exists a general trend that shows that the capital cost of a semiconductor fabrication facility also increases exponentially over time. Silicon is considered to be the workhorse of the semiconductor industry.
If the materials and processes necessary to integrate photonics with microelectronic systems are not compatible with standard practices of the semiconductor industry, the capital cost of the semiconductor fabrication facility becomes prohibitively high.
Silicon photonics offer this compatibility with standard complementary metaloxide-semiconductor fabrication processes, enabling dense integration with advanced microelectronics. The capability of silicon photonic devices to be integrated in this highly refined platform, with decades of high-quality development driven by the microprocessor industry, enables their low-cost massvolume production.
Silicon photonics has an extraordinarily high contrast between the refractive index of the core (as high as 3.5 for crystalline silicon) and the surrounding cladding (about 1.5 for silicon dioxide). This high refractive index contrast enables optical modes to be confined and guided by devices with sub-wavelength dimensions. Furthermore, almost all systems based on silicon photonic technology benefit tremendously from 3D integration of silicon photonic devices. Part of our work highlights the first-proposed devices, subsystems, network topologies and architectures based on high-performance silicon photonic materials that are capable of being deposited in multiple layers. These novel and elegant solutions introduce another axis for maximizing the performance of these photonic interconnection networks, by opening up the third dimension for photonic device integration.
All of the demonstrated silicon photonic building blocks in our work are shown to perform better than their electrical counterparts-achieving greater functionality with more bandwidth and energy efficiency. Many of the devices that we have explored leverage the ubiquitous silicon photonic microring resonator to achieve high-performance operation. Many physical phenomena being explored in silicon photonics are enhanced by the microring resonator cavity, leading to much more compact and efficient silicon photonic devices. Furthermore, the high refractive index contrast in these devices further reduces the necessary size of these microring resonators.
In the passive state, the microring resonator may act as an efficient wavelength-selective switch, filter, multiplexer and demultiplexer, predetermined to add or drop a target wavelength channel to or from a wavelength-parallel optical data stream. In the active state, the microring resonator may act as an efficient modulator or switch, selectively directing an optical signal to its target destination. The microring resonator may simultaneously behave as a passive wavelengthselective switch and an active photodetector, selecting a single wavelength channel from a wavelength-parallel optical data stream to be detected. Leveraging the versatility of the microring resonator, we can form complex silicon photonic systems such as full-scale photonic interconnection networks.
All required functionalities of silicon photonics for photonic interconnection networks have already been demonstrated. This work outlines the available toolbox of material systems available to construct functional silicon photonic building blocks. This work then describes the individual demonstrated functionalities of silicon photonic waveguides, modulators, switches, photodetectors, lasers and couplers. Furthermore, demonstrations of silicon photonic links are described, which combine many functionalities to achieve more complex building blocks.
Photonic networks-on-chip
Utilizing the already-refined toolbox of silicon photonic devices that are covered in this work, we can establish full-scale photonic network-on-chip architectures, capable of routing terabits-per-second data rates both for intra-chip communication between chip multiprocessor cores, and interchip communication between the chip multiprocessor and offchip memory, or between chip multiprocessors. An example photonic network-on-chip topology that may be leveraged in these architectures is depicted in figure 1 .
We have investigated many photonic network-on-chip architectures. We have investigated the performance effects on these architectures when accounting for practical physicallayer parameters extracted from experimental validations. Furthermore, we have proposed many novel topologies based on 3D silicon photonics, which allows us to make broad performance comparisons between many types of photonic network-on-chip topologies that have already been proposed by the community.
There has been extensive progress made in 3D integration of advanced microelectronics. This research area attempts to extend the scaling of Moore's Law into the third dimension by physically stacking traditionally planar chip layers, maximizing the real-estate of the chip. This integration also decreases the critical wiring distance between components, shortening the communication latency. Furthermore, the different planes in the 3D stack can take on more specialized roles, allowing the integration of dedicated memory planes which overlay the chip multiprocessor plane for high-capacity local cache. Since silicon photonics is compatible with traditional microelectronic fabrication processes, we envision that it can be monolithically integrated with the chip multiprocessor and on-chip memory in the 3D stack. This concept is depicted in figure 2 , where we can see an example of a monolithic silicon stack that leverages the bottom plane for chip multiprocessors, several planes in the middle for local memory and the top plane for the photonic interconnection network. Communication between planes is purely electrical using high-density throughsilicon via technology.
When a core from a chip multiprocessor wishes to communicate with another core, it sends the electrical data packet to the photonic plane, where it is converted into the optical domain using silicon photonic modulators. This optical data packet is then routed through the photonic network-onchip to its target destination using broadband silicon photonic switches. Once at the destination, the optical data packet is converted back into the electrical domain using photodetectors. The resulting electrical data packet is subsequently transmitted to the processor plane where it reaches the target core, and the communication link is complete.
If a chip multiprocessor wishes to communicate with an external component, such as off-chip memory or another chip multiprocessor, it can use the same photonic network-onchip to set up a photonic communication path to the external photonic interfaces. A single-mode optical fiber may be used to guide the optical signals between the chips. This concept is illustrated in figure 3 , depicting an example layout of the optically interconnected chip multiprocessor communication with off-chip memory on a computing board. This is accomplished when ultrahigh-bandwidth wavelength-parallel optical data packets are simultaneously routed between the chip multiprocessor and optically interconnected memory controllers that are placed in proximity to (or part of) the external memory. The main advantage of photonic inter-chip communication is that this may be simply performed with the same aggregate bandwidth as on-chip communication. The bandwidth transparency of the photonic transmission link completely alleviates the bandwidth bottleneck at the off-chip interface caused by transitional electronics, closing the processor-memory performance gap. Moreover, this advantage provides immense scalability not available to any other communication platform, with high-performance photonic interconnection networks that are capable of interconnecting cores, chips, boards, servers, racks, clusters, centers, cities and countries.
Once the bandwidth bottleneck for off-chip communication has been eradicated using photonic networks-on-chip, it is then natural to construct high-performance computing systems that seamlessly interconnect many chip multiprocessors with high bandwidth, low latency and low power consumption. This may be accomplished using general-purpose high-radix external switches constructed using silicon photonic technology. These silicon photonic switches are capable of forming both simple and complex network topologies, as required by the scale of the system, enabling optically-interconnected highperformance computing systems operating with peta-, exa-and zetta-scale performance and beyond.
Using silicon photonic high-radix switches, we are also capable of replacing much of the bandwidth-limited and power-hungry functionalities at the core of the data center interconnection network. Using the superior scalability of these photonic systems, a much greater number of data center server racks may be interconnected than possible with traditional electrical interconnection networks. We have further explored the application of 3D silicon photonics for these photonic interconnection networks, further extending the vast advantages already offered using this platform.
Silicon photonic technology
Materials
Silicon (Si) can be considered the workhorse of the semiconductor industry. Given its abundance and versatility, silicon has become the dominant platform for microelectronic fabrication. As such, any improvements to complementary metal-oxide-semiconductor (CMOS) microelectronic chips must be compatible with the silicon materials, devices and processing. We discuss here the main CMOS materials with potential applications for integrated photonics.
2.1.1.
Crystalline silicon.
Crystalline silicon (c-Si) consists of a perfect lattice of silicon atoms, and offers the best set of electrical and optical properties for silicon integrated photonics. Silicon is transparent at the standard telecommunication wavelengths around λ = 1.55 µm, and has a high refractive index of 3.5 that allows sub-micrometerscale waveguides with very tight bending radii when paired with a silicon dioxide (SiO 2 ) cladding. Experimentally, the waveguide propagation loss is dominated by scattering and absorption at the waveguide sidewalls, and propagation loss values as low as 0.3 dB cm −1 have been demonstrated [19] . Electrons and holes also induce a small change in the refractive index of silicon, which can be harnessed as an efficient and effective way to modulate and route light on chip. Unfortunately crystalline silicon can only be grown from another silicon crystal, making it impossible to deposit in this state, and typically limiting the optical devices to a single layer.
2.1.2.
Polycrystalline silicon. Polycrystalline silicon (polysilicon, or poly-Si) is commonly found in CMOS fabrication as a gate material for transistors. However, it is also capable of being deposited as an electrically conductive light-guiding material. Polycrystalline silicon does not have a homogeneous crystalline structure, but instead consists of crystalline grains separated by thin disordered grain boundaries. The size of the crystalline grains and the nature of the grain boundaries have a significant effect on the optical and electrical material properties, and are controllable by the fabrication conditions. Optically, the grain boundaries scatter and absorb light and cause propagation losses. Electrically, the grain boundaries impede the flow of electrons and holes. Hence, having larger grains (fewer grain boundaries) in the material optimizes both the optical and electrical properties. Experimentally, the minimum demonstrated waveguide propagation loss is 6.45 dB cm −1 [28] . Additionally, polycrystalline silicon can be used as a moderately absorbing material for photodetectors [58] .
Silicon nitride.
Although polycrystalline silicon may be used for electrically active devices, the propagation losses are intolerable over centimeter-scale distances. Alternatively, we consider silicon nitride (Si 3 N 4 ), another CMOS-compatible material capable of being deposited, with a refractive index near 2 at λ = 1.55 µm.
Microelectronic processing typically uses silicon nitride as a masking layer. Although silicon nitride is not useful for making electrically active devices, its high refractive index, compared with silicon dioxide, still allows for high-confinement submicrometer-scale waveguides. More importantly, silicon nitride waveguides have been demonstrated with 0.1 dB cm −1 propagation loss around λ = 1.55 µm (in loosely confined [62] or multi-mode [30] 
waveguides).
This represents approximately an order of magnitude lower propagation loss compared with crystalline silicon waveguides, making it an ideal candidate for waveguides in a deposited material.
Amorphous silicon.
Hydrogenated amorphous silicon (a-Si : H) is another deposited material that can be used for waveguides. The refractive index (3.5) and waveguide propagation loss (2-3 dB cm −1 ) are comparable to crystalline silicon, but the propagation loss can increase dramatically with time and/or temperature if hydrogen diffuses out [77] , making it a less stable material than silicon nitride.
Germanium.
Photodetectors require a material that absorbs light at the wavelength of interest. Germanium (Ge) is an available CMOS material used to create strained silicon transistors and SiGe alloy heterojunction bipolar transistors. Germanium is an indirect-bandgap material whose 0.8 eV direct-band transition enables strong absorption for λ 1.55 µm, and strain can be used to extend absorption to longer wavelengths. The primary challenge for germanium integration is the 4% lattice mismatch with silicon, which makes it difficult to grow high-quality germanium material [53] . Polycrystalline germanium can also be used as a lowerquality photodetector material that is easier to integrate [24] .
Silicon photonic building blocks
3.1. Waveguides 3.1.1. Crystalline silicon waveguides. The waveguide is the most basic silicon photonic component, used to carry highspeed optical data from one point to another [44, 40] . In recent years, crystalline silicon waveguides with sub-micrometer dimensions have been almost the exclusive choice for photonic links. Crystalline silicon photonic waveguides are capable of transporting wavelength-parallel optical data with terabit-persecond data rates across the entire chip [40] . Moreover, these waveguides can be bent [51, 40] , crossed [17, 51, 56, 71] and coupled [44] , creating regions where the optical signal can be passed from one waveguide to another.
Our first experimental demonstration of transmitting highspeed optical data through these crystalline silicon waveguides included successfully launching a 1.28 Tb s −1 optical data stream, comprising 32 wavelength channels each modulated at 40 Gb s −1 , into a 5 cm-long crystalline silicon waveguide [40] . This length of the demonstrated waveguide is sufficiently large to route an optical signal anywhere on chip, with a given chip edge typically not exceeding 2 cm, using any photonic network topology. The single-mode waveguide explored in this work was 520 nm wide and 220 nm tall, and exhibited 24 90
• -bends with 6.5 µm bending radii.
Waveguide crossings are generally an inherently unavoidable part of complex photonic integrated circuits (PICs), which are utilized by every integrated photonic interconnection network. One significant limitation of crystalline silicon waveguides, common to all high-index-contrast material systems, is that physical crossings of waveguides result in significant insertion losses when considering a full-scale interconnection network [20] . These insertion losses come from the fact that any abrupt directional changes in dielectric waveguides causes mode conversion into unguided modes, translating to radiation losses [51] . Ideally, the optical signal at a waveguide crossing is transmitted forward without optical power escaping sideways into other waveguides (in the form of crosstalk), reflecting back at the interface (in the form of back-reflection) or dissipating into the substrate. Significant research efforts have been employed to minimize these losses [17, 56, 71] . However, even with a minimum insertion loss, crystalline silicon waveguide crossings add significant power limitations when multiplied by tens, hundreds or even thousands of instances. This is potentially a major limitation for the complexity and scalability of integrated photonic interconnection networks.
3.1.2.
Silicon nitride waveguides. In contrast to cystalline silicon waveguides, deposited silicon nitride waveguides introduce myriad potential advantages for integrated photonics, many of which are yet to be explored. Recent efforts have placed silicon nitride waveguides as the carrier medium in high-speed communication links, with the vision of monolithic integration of high-performance photonic and electrical elements using standard CMOS processes [76] . Unlike crystalline silicon, silicon nitride can be deposited in multiple layers, analogous to electronic wiring. This multi-layer integration has the potential to eliminate in-plane waveguide crossing losses, as waveguide crossings may now be performed entirely out of plane.
To experimentally demonstrate the transmission of high-speed optical data through deposited silicon nitride waveguides, we have successfully launched a 1.28 Tb s −1 optical data stream, comprising 32 wavelength channels each modulated at 40 Gb s −1 , into a 4.3 cm-long deposited silicon nitride waveguide [54] . Here, the single-mode waveguide was 1800 nm wide and 750 nm tall.
Inter-channel crosstalk is crucial when considering an optical transmission system leveraging wavelength parallelism for bandwidth scalability. Figure 4 summarizes the interchannel crosstalk experimental results for crystalline silicon [40] and silicon nitride [54] waveguides, respectively. Here, we observe that for a signal consisting of one wavelength channel, the power penalty is low and similar for the two material systems. As we increase the number of utilized wavelength channels, the power penalty for the crystalline silicon waveguide increases dramatically, while remaining constant for the silicon nitride waveguide all the way up to 32 wavelength channels. The silicon nitride waveguide exhibits this low inter-channel crosstalk dependence due to the severely reduced susceptibility to nonlinear effects such as two-photon absorption (TPA), and the resulting free-carrier absorption (FCA) and free-carrier dispersion (FCD) in this Inter-channel crosstalk experimental results, comparing the power penalty for crystalline silicon [40] and silicon nitride [54] waveguides, respectively. material system, allowing us to methodically scale the number of wavelength channels without degrading the signal integrity of other wavelength channels in the optical data stream.
Modulators
Silicon electro-optic modulators.
The electrooptic modulator is a critical device that enables high-speed conversion from an electrical signal to an optical signal, typically encoding data on a single-wavelength channel that can be combined with other optical signals through wavelength parallelism, forming a cohesive wavelengthparallel optical signal. Due to their compact size, high speed and low energy dissipation, crystalline silicon microring resonator electro-optic modulators have been the primary considerations in most recent efforts proposing chip-scale photonic interconnection networks [3, 4, 34, 35, 61] . Recent experimental validations have produced these devices with microring resonator diameters as low as 3 µm [72] , modulation rates as high as 30 Gb s −1 [59] , driving voltages as low as 150 mV PP [50] and in the microdisk resonator configuration, energy dissipation as low as 3 fJ bit −1 [78] . One crystalline silicon microring resonator electro-optic modulator presented in our experimental work comprised a microring resonator configured as a p-doped-intrinsic-ndoped (PIN) carrier injection device [11] [12] [13] . The microring resonator had a 12 µm diameter, optical quality factor of about 10 000 and was coupled to a straight waveguide with input and output ports, as depicted in figure 5 . The waveguides were 450 nm wide and 260 nm tall. The waveguide of the microring had a 50 nm slab that was doped to form the PIN diode structure.
During standard operation of this device, an non-returnto-zero (NRZ) on-off-keyed (OOK) modulation signal is electro-optically encoded onto a wavelength channel when an incoming continuous-wave (CW) source passes in and out of a shifting resonance of the microring resonator. When the resonance of the microring resonator is tuned onto the wavelength of the incoming signal, the light is coupled into the microring resonator, corresponding to a logical 0 bit. When the resonance of the microring resonator is tuned away from the wavelength of the incoming signal, the signal bypasses the microring resonator and leaves on the output port, corresponding to a logical 1 bit. The resonance shift is induced by the plasma-dispersion effect from injecting and extracting electrical carriers through the PIN diode, which is integrated into the microring resonator. To achieve high modulation rates that are typically limited by carrier lifetimes, the modulator is driven using a pre-emphasis method [49] .
Using this device, we experimentally demonstrated errorfree operation of a silicon microring resonator electro-optic modulator for modulation rates up to 12.5 Gb s −1 , and drew a comparison of this device with a commercial lithium niobate (LiNbO 3 ) electro-optic Mach-Zehnder modulator (MZM) [11, 13] . To draw a system-level functional comparison between the two modulators, the bit-error-rate (BER) curves measured for the LiNbO 3 modulator were set as the back-to-back cases for the BER curves measured for the silicon modulator at each modulation rate. The resulting power penalties of the operation of the silicon modulator compared with the LiNbO 3 modulator are depicted in figure 6 .
Until recently, the functionalities of silicon photonics for medium-and long-haul optical communications remained largely unexplored. To close this gap, we have presented the first experimental demonstration of an error-free, longhaul transmission using the high-speed and compact silicon microring modulator, demonstrating a bandwidth-distance product up to 1000 Gb km s −1 [11, 12] . We have studied the signal integrity degradation induced by the chromatic dispersion effects caused by varying propagation distances through a standard single-mode optical fiber (SSMF), resulting from the induced chirp in the silicon modulator. We have transmitted up to a 12.5 Gb s −1 modulated signal through SSMF lengths of up to 80 km, inducing proportional amounts of chromatic dispersion. Setting the configuration bypassing the SSMF as the back-to-back case, the measured power penalty was recorded for each propagation distance, as shown in figure 7 .
The electro-optic modulator has also been demonstrated in polycrystalline silicon [57] . The grain boundaries inherent in the material result in increased optical loss due to scattering and absorption, but also faster electron-hole recombination, which decreases the free-carrier lifetime and can increase the intrinsic speed of the modulator [57] . Furthermore, unlike crystalline silicon, polycrystalline silicon is also capable of being deposited and stacked with other silicon photonic materials for multi-layer integration.
Silicon electro-optic modulators arrays.
At the photonic transmission part of each communication node, the integrated photonic interconnection networks leverage arrays of modulators to maximize the total transmitted bandwidth by maximizing wavelength parallelism. As depicted in figure 8 , each modulator in the array corresponds to a specific wavelength channel. At the input side of the modulator array, wavelength-parallel CW light is injected, corresponding to each wavelength channel utilized by the photonic transmitter. As this light propagates through the modulator array, each wavelength channel is selectively encoded with data by a corresponding modulator-each modulator is tuned to modulate one target wavelength channel. At the output side of the modulator array, the resulting wavelength-parallel optical data stream is extracted, which is then ready to be routed through the integrated photonic interconnection network. The first experimental demonstration showing the potential feasibility of the silicon microring resonator electrooptic modulator array individually tested four modulators arranged in an array configuration [73] , similar to the one depicted in figure 8 . The subsequent experimental demonstration with this modulator array showcased full translation, between four 4 Gb s −1 spatially parallel electrical signals and four 4 Gb s −1 wavelength-parallel optical signals, by driving all four modulators simultaneously [41] . Another experimental demonstration showcased a silicon microring resonator electro-optic modulator array with four modulators, each encoded with 12.5 Gb s −1 data [48] .
Switches
Silicon electro-optic broadband switches.
Microring resonator electro-optic broadband switches are considered in many photonic interconnection networks for their ultrahigh bandwidth and low energy dissipation. By leveraging combswitching with wavelength-parallel optical message encoding, aligning many high-speed wavelength channels with unique resonances of the microring resonator, we have experimentally verified the potential these silicon photonic devices have for routing ultrahigh-bandwidth signals.
Within the photonic interconnection networks, electrooptic broadband switches route high-bandwidth wavelengthparallel optical messages throughout the dynamic circuitswitched paths with ultrafast reconfiguration times [20] . Elementary models for 1×2 and 2×2 switching building blocks, implemented with both odd-and even-order microring resonators, as well as the non-blocking 4×4 switch constructed using these models.
Combining the functional ubiquity of the silicon photonic resonator with the advantages of higher-order configurations [10, 45, 68, 70] , we were able to realize broadband switching devices with massive switching bandwidths and short switching transitions. We first define the critical elementary models for 1×2 [5, 7, 9, 10, 26, 38, 45, 68, 70] and 2×2 [37, 39] switching building blocks, implemented using arbitrary-order resonators, noting that different configurations are required for an odd [5-9, 26, 36-39, 60, 63, 68, 69] and even [10, 45, 70] number of resonators, shown in figure 9 . These elementary models are combined to form more complex switching subsystems, such as the non-blocking 4×4 switch, a critical building block in many photonic interconnection networks [8, 6, 36, 60, 63, 69] .
1×2 broadband switches.
We have demonstrated experimentally a silicon photonic microring resonator electrooptic switch dynamically routing single-channel data rates up to 40 Gb s −1 , showcasing high bandwidth, short switching transitions, high extinction ratios and low driving voltage [10] . The device was a second-order 1×2 switch, consisting of two coupled microring resonators each coupled to a waveguide, as shown in figure 10 . The waveguides were 450 nm wide and 250 nm tall; there was a 40 nm slab near the microrings that was doped to form the PIN diode structures. Switching an optical signal between the through port and the drop port was accomplished by detuning the right cavity resonance using the FCD effect arising from injecting and extracting electrical carriers through the PIN diode. Electrooptic control of these switches enables a more scalable and energy-efficient interconnection network compared with the all-optical switching methods demonstrated in previous work [5, 7, 9, 26, [37] [38] [39] 68] .
We actively switched the device with a 1.3 V PP square wave with a 0.5 V voltage bias, and a 100 ns period with a 50% duty cycle, producing 50 ns optical data packets alternately egressing from each output port. We switched an optical signal encoded with 40 Gb s −1 data, and recorded these optical data packets, including their rising and falling edges, at each output port of the switch, shown in figure 11 , observing greater than 12 dB extinction ratios at both output ports. Output optical packets encoded with 40 Gb s −1 optical data for output at both the through and drop ports of a 1 × 2 silicon photonic microring resonator electro-optic switch, while switching, with rising and falling edges.
3.3.3.
4×4 broadband switches. We have presented several electrically controlled circuit-switched integrated photonic interconnection networks, arranged in a variety of topologies. The most prevalent photonic network element in these topologies is the non-blocking four-port bidirectional router, which dynamically routes broadband messages to their target destinations. These networks utilize wavelengthparallel message encoding for optical-domain bandwidth enhancement. That is, multiple-wavelength channels are passed through the network from source to destination cohesively, as a combined data-carrying unit, while other messages in the network circumvent contention using spatial avoidance. The network performance in every topology, as expected, has been shown to be vastly improved when multiple multi-wavelength messages can simultaneously pass through the photonic routers without contention. Therefore, the routing elements in these topologies must ideally provide four bidirectional input/output (I/O) ports, with multiwavelength routing capabilities and strictly non-blocking functionality.
Such a router has been designed, and its networklevel performance has been evaluated through simulations [21, 60] . Furthermore, the router was fabricated [63] , and initial data characterizations were performed [8] . We then fully characterized a 30 Gb s −1 wavelength-parallel operation of the silicon photonic router, comprising three wavelength channels each modulated at 10 Gb s −1 [6, 36] . This device is depicted in figure 12. 
Photodetectors
Located at the end of the optical communication link, the photodetector translates an incoming high-speed optical signal into the electrical domain. This is accomplished by absorbing the light to generate an electrical current. In many photonic interconnection network designs, crystalline silicon microring resonator filters are used to demultiplex wavelength-parallel optical data into spatially parallel optical data, placing each wavelength channel on a unique waveguide. Once each wavelength channel is isolated, it can be detected using a highspeed photodetector.
Germanium photodetectors.
Since crystalline silicon does not exhibit linear absorption in the telecommunication wavelength bands, photonic interconnection networks have leveraged germanium as the absorbing material for photodetection [53] . Recent efforts in integrating germanium photodetectors with crystalline silicon waveguides have yielded many high-performance CMOS-compatible devices targeting high bandwidth, high responsivity, high quantum efficiency, low dark current and low capacitance. Leveraging this material system, bandwidths exceeding 40 GHz [2, 22, 67] , responsivities above 1 A W −1 [67, 75] , quantum efficiencies higher than 90% [22, 75] , dark currents below 200 nA [75] and capacitances around 2 fF [22] have all been demonstrated.
Silicon photodetectors.
Another emerging method for producing photodetectors is to use silicon with crystal defects as the absorbing material. Recent efforts have enhanced linear absorption by implanting ions to create defects [18] , obtaining bandwidths exceeding 35 GHz and responsivities as high as 10 A W −1 in different devices [29] . Similarly, deposited polycrystalline silicon can be used as the absorbing material in a microring resonator geometry to enhance absorption and reduce the footprint, demonstrating responsivities as high as 0.15 A W −1 [58] . Due to the moderate optical absorption, the absorbing polycrystalline silicon material can serve as both the demultiplexing filter and the photodetector.
Photodetector arrays.
We build a photodetector array by linking several photodetectors, each tuned to a unique wavelength channel.
This technique is similar to what has recently been demonstrated with four cascaded crystalline silicon microring resonator filters demultiplexing a wavelength-parallel optical signal into geranium photodetectors with 19-GHz bandwidths [22] .
Lasers
On-chip silicon lasers.
Since silicon is an indirectbandgap material, it is not naturally capable of achieving efficient radiative recombination required for producing a highquality laser. However, silicon can potentially serve as a platform for lasing by incorporating other gain materials [43] . As these emerging technologies continue to mature, and highquality on-chip lasers compatible with CMOS fabrication techniques come to fruition, these devices will fill a critical gap that currently exists in systems based on silicon photonics.
Recent efforts in epitaxial growth of germanium on silicon have used tensile strain and heavy doping to produce a nearly direct bandgap, and room-temperature optically pumped lasing has been demonstrated [46] . Other promising techniques have produced electrically pumped hybrid silicon lasers, where the optical mode is evanescently coupled to III-V compound semiconductors [66] . Other research efforts are aimed at producing electrically pumped rare-earth-ion lasers on silicon [33, 74] . 
Off-chip compound semiconductor lasers.
More near-term solutions leverage III-V compound semiconductors to produce efficient external off-chip lasers, and couple the produced light to the silicon chip.
Quantum dot lasers, based on III-V compound semiconductor quantum dots, are capable of producing many narrow-spectrum peaks over an entire wavelength band that can be used for wavelength-division multiplexing (WDM) applications [47] . Coupled with broadband quantum dot semiconductor optical amplifiers, these lasers are capable of producing many wavelength channels, with low relative intensity noise, that may be modulated, transmitted and received with error-free performance [31] . This approach alleviates packaging complexity of the silicon chip, while simultaneously minimizing the overall cost and power consumption. Another potential approach is to use parametric oscillation in silicon nitride microring resonators to convert an off-chip singlewavelength source to an on-chip multiple-wavelength WDM comb [42] .
Couplers
Couplers are critical silicon photonic building blocks that allow on-chip devices to physically interface with off-chip components. In most silicon photonic applications, the high index contrast between the silicon core and the silicon dioxide cladding results in an extremely small optical mode size for single-mode operation. Although this condition enables very dense integration of silicon photonic devices, it also makes it challenging to efficiently couple between the optical mode of the waveguides (with about 0.3 µm × 0.3 µm crosssections) and single-mode fibers (with about 10 µm diameters), producing about a 1000× mismatch in the cross-sectional area of the optical mode.
Several key challenges exist in developing adequate coupling techniques, including insertion loss, integration density, bandwidth density, crosstalk, reflectivity and scalability. There are two promising coupling methods that have been developed for this purpose, using lateral [1, 25, 52, 64] and vertical [27, 32, 65] techniques. Another major challenge for each coupling technology, critical for commercial viability, is packaging.
Links
Leveraging many of the silicon photonic building blocks already developed for on-and off-chip communication, there have been several key demonstrations of transmission links that offer a glimpse of the integration capability available for building larger-scale photonic systems [23, 55, 76] . These demonstrations have combined many key silicon photonic building blocks to form high-performance photonic transmission links carrying out more complex functionality in a cohesive system.
One of the first demonstrations of a fully integrated photonic transmission link combined a crystalline silicon microring resonator electro-optic modulator coupled to a crystalline silicon waveguide, which then fed into a germanium photodetector [23, 55] . This photonic link had electrical signaling at the input, feeding the modulator, as well as electrical signaling at the output, being fed by the photodetector. The modulator was also fed a CW lightwave generated using an external laser source. As shown in figure 13 , these transceivers were integrated together on a single chip, with a high-bandwidth photonic transmission link in between.
As shown in figure 13 , the microring resonator of the modulator had a 12 µm diameter, with a lateral PIN junction across the waveguide [23] . The photodetector was about 40 µm long, and consisted of a waveguide-integrated metalsemiconductor-metal (MSM) device, which enables ultra-low capacitances, as low as 2.4 fF, and fast response times, as low as 8.8 ps [22] . The responsivity of this photodetector was estimated to be as high as 0.9 A W −1 . The footprints of the modulator and photodetector were about 115 µm 2 and 125 µm 2 , respectively, and the silicon photonic waveguide between the two devices was about 250 µm long. A 3 Gb s −1 operation of the link was first demonstrated with a total energy consumption of 120 fJ bit −1 [23] . This link functioned with a 0.5 V voltage swing on the modulator and a 1 V voltage bias on the photodetector, making this link compatible with direct CMOS voltage signaling. In this configuration, open output eye diagrams were observed. A more recent experimental demonstration using this photonic link has included measuring error-free operation, and subsequently quantifying the signal integrity, during 3 Gb s −1 operation [55] .
A further demonstration of silicon photonic systems with multiple materials included low-loss silicon nitride waveguides, polymer-based electro-optic modulators and polycrystalline germanium photodetectors, also fabricated using CMOS-compatible processes [76] .
3D silicon photonics
In our work, we have explored CMOS-compatible silicon photonic materials that we can utilize in our system designs. Even though many of the presented devices have leveraged crystalline silicon, since it provides adequate optical and electrical properties, crystalline silicon is not capable of being deposited into multi-layer silicon photonic integration. In contrast, polycrystalline silicon is capable of being deposited, has adequate electrical properties, but has a relatively large propagation loss, making it more optimal for small, electrically active silicon photonic devices. Silicon nitride, another material capable of being deposited, has superior optical properties and inferior electrical properties, making it ideal as the carrier medium for longer transmission.
We have explored the impact of using 3D silicon photonics for interconnecting high-performance chip multiprocessors [14] . We have proposed a novel 3D material stack using multilayer integration of silicon nitride and polycrystalline silicon. Using this stack, we then developed novel 3D silicon photonic devices, arrays and network topologies. Using an advanced physically accurate network-level simulation environment that we have developed, we have explored the effects of this type of integration on various photonic network topologies, observing orders-of-magnitude performance advantages when using 3D silicon photonics.
We have explored the role of 3D silicon photonics in optically interconnected data centers, constructing an N × N core switch matrix interconnecting data center server racks [15] . We demonstrate the fully integrated scalable photonic core switch architecture feasibly sustaining more than ten (40) wavelength channels for a switch matrix size of 256×256 (64×64), optically interconnecting at least 2560 data center server racks and enabling a network bisection bandwidth of 51.2 Tb s −1 (20 Gb s −1 per wavelength channel). Furthermore, this architecture represents switching times improvement of up to six orders of magnitude compared with other switching methods, demonstrating the necessary capacity, energy efficiency, compactness, flexibility and cost reduction, in next-generation data centers.
We then performed the first experimental validation of 3D silicon photonics, presenting a multi-layer silicon photonic microring resonator filter [16] . This device comprised two layers of silicon nitride photonic components. We quantified the performance of this device using power penalty performance metrics during high-speed optical data transmission.
Conclusions
Much of this work explored silicon photonic devices through extensive empirical validation and characterization, which form the required silicon photonic building blocks for the photonic interconnection networks. We have demonstrated both crystalline silicon and silicon nitride waveguides in wavelength-parallel experiments, showcasing terabits-persecond aggregate data rates being feasibly transported using these transport media.
We performed a comparative analysis, showing superior inter-channel crosstalk in silicon nitride waveguides compared with the crystalline silicon waveguides.
We have presented and extensively characterized crystalline silicon photonic microring resonator electro-optic modulators. We have performed a comparative analysis of these modulators, quantifying their performance compared with their commercial counterparts.
Furthermore, we have demonstrated long-haul transmission of an optical data signal encoded using these modulators, showing a feasible bandwidth-distance product of up to 1 Tb km s −1 . Furthermore, we have performed experimental validation using crystalline silicon photonic microring resonator electrooptic modulator arrays, showing up to four of these modulators operating simultaneously.
We have presented and characterized many types of broadband switches, based on the crystalline silicon photonic microring resonator, for use in photonic interconnection networks. We have shown wavelength-parallel cohesive switching of massive aggregate bandwidths, with techniques scalable to terabits-per-second capabilities. Using electrically active devices, we have presented broadband electro-optic switching of single-channel data rates of up to 40 Gb s −1 , with low power penalty, short switching transitions, high extinction ratios and low driving voltage. Furthermore, we have switched wavelength-parallel optical data through a silicon photonic router implemented as a 4×4 silicon microring resonator nonblocking broadband switch. This router represents a key building block for photonic interconnection networks that was designed, implemented and verified through our empirical work.
In an attempt to demonstrate the potential for largescale dense integration of silicon photonic devices, we have presented our work on a photonic communication link comprising several cascaded devices. We have presented and characterized a crystalline silicon microring resonator electro-optic modulator, a crystalline silicon waveguide and a germanium photodetector, integrated together forming a full photonic transmission link with transceivers on both sides. This demonstrates the feasibility of such integration, but still only scratches the surface of the potential for integration density and complexity of silicon photonics.
We have proposed exploiting the benefits of each material and merging them to optimize system performance. Furthermore, we have recently proposed and developed 3D silicon photonic devices, systems, network topologies and architectures that exhibit this superior performance.
Silicon photonics presents a powerful platform for realizing high-performance photonic devices for photonic interconnection networks of all scales. These photonic interconnection networks have the potential to be a truly disruptive technology, rewriting the rules for performance and scalability.
For many of these computing and communication systems, massive initial performance leaps will be awarded, followed by generational performance gains obtained through optimization and innovation.
